Abad P, Puente V, Gregorio J. (2009). MRR: Enabling fully adaptive multicast routing for CMP interconnection networks Proc. the 15th IEEE HPCA.
Boahen K. (2006). Neurogrid: emulating a million neurons in the cortex. Conference proceedings : ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference. Suppl [PubMed]
Bohte S, Paugam-Moisy H. (2012). Computing with spiking neuron networks Handbook of Natural Computing.
Conklin J, Eliasmith C. (2005). A controlled attractor network model of path integration in the rat. Journal of computational neuroscience. 18 [PubMed]
Ehrlich M, Wendt K, Schuffny R. (2008). A graph theoretical approach for a multistep mapping software for the facets project Proc. the 2nd WSEAS International Conference on Computer Engineering and Applications. 2ND
Eliasmith C, Martens J. (2011). Normalization for probabilistic inference with neurons. Biological cybernetics. 104 [PubMed]
Et AL, Ali M, Welzl M, Adnan A. (2006). Using the NS-2 network simulator for evaluating network on chips (NoC) Proc. IEEE ICET.
Et AL, Amir A, Risk WP, Datta P. (2013). Cognitive computing programming paradigm: A corelet language for composing networks of neurosynaptic cores Proc. the 2013 International Joint Conference on Neural Networks (IJCNN).
Et AL, Chakradhar S, Sankaradas M, Jakkula V. (2010). A dynamically configurable coprocessor for convolutional neural networks ACM SIGARCH Computer Architecture News. 38(3)
Et AL, Chen T, Du Z, Sun N. (2014). DianNao: A small-footprint high-throughput accelerator for ubiquitous machine- learning ACM SIGPLAN Notices. 49(4)
Et AL, Cho MH, Lis M, Shim KS. (2015). DARSIM: A parallel cycle- level NoC simulator http://wwweb.eecs.umich.edu/MoBS/2010/proceedings/2-mobs6-lis.pdf.
Et AL, Fidjeland AK, Shanahan MP, Roesch EB. (2009). NeMo: A platform for neural modelling of spiking neurons using GPUs Proc. the 20th IEEE ASAP.
Et AL, Li B, Peh LS, Kahng AB. (2009). ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration Proc. Design, Automation and Test in Europe.
Et AL, Liu S, Chen T, Liu D. (2015). PuDianNao: A polyvalent machine learning accelerator Proc. the 20th International Conference on Architectural Support for Programming Languages and Operating Systems.
Et AL, Liu Y, Brezzo B, Seo J. (2011). A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons Proc. IEEE CICC.
Et AL, McDaid LJ, Harkin J, Carrillo S. (2013). Scalable hierarchical network-on-chip architecture for spiking neural network hardware implementations IEEE Transactions on Parallel and Distributed Systems. 24(12)
Et AL, McGinnity TM, Glackin B, Maguire LP. (2005). A novel approach for the implementation of large scale spiking neural networks on FPGA hardware Proc. the 18th IWANN. 18
Et AL, Plana LA, Furber SB, Lester DR. (2013). Overview of the SpiNNaker system architecture IEEE Transactions on Computers. 62(12)
Et AL, Rodrigo S, Flich J, Duato J. (2008). Efficient unicast and multicast support for CMPs Proc. the 41st IEEE/ACM MICRO.
Et AL, Schemmel J, Bruderle D, Grubl A. (2010). A wafer-scale neuromorphic hardware system for large-scale neural modeling Proc. the 2010 IEEE International Symposium on Circuits and Systems, May 30-June 2.
Hines ML, Morse T, Migliore M, Carnevale NT, Shepherd GM. (2004). ModelDB: A Database to Support Computational Neuroscience. Journal of computational neuroscience. 17 [PubMed]
Luo T, Et AL, Chen Y, Liu S. (2014). DaDianNao: A machine- learning supercomputer Proc. the 47th IEEE/ACM Int. Symp. Microarchitecture (MICRO).
Merolla PA et al. (2014). Artificial brains. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science (New York, N.Y.). 345 [PubMed]
Murre JMJ, Happel BLM. (1994). Design and evolution of modular neural network architectures Neural Networks. 7(6/7)
Pande S. (2014). Design exploration of EMBRACE hardware spik- ing neural network architecture and applications Ph.D. Thesis. Electrical & Electronic Engineering College of Engineering and Informatics, National University of Ireland.
Peh LS, Jerger NE, Lipasti M. (2008). Virtual circuit tree multicasting: A case for on-chip hardware multicast support Proc. the 35th International Symposium on Computer Architecture.
Redgrave P, Prescott TJ, Gurney K. (1999). The basal ganglia: a vertebrate solution to the selection problem? Neuroscience. 89 [PubMed]
Stevens R, Hereld M, Gao GR, Sterling T. (2009). Structured hints: Extracting and abstracting domain expertise Technical Report, ANL/MCS-TM-303, Argonne National Laboratory. http://www.mcs.anl.gov/papers/ANL-MCS-TM-303.pdf, Nov. 2015.
Stewart TC, Bekolay T, Eliasmith C. (2012). Learning to select actions with spiking neurons in the Basal Ganglia. Frontiers in neuroscience. 6 [PubMed]
Tripp BP, Eliasmith C. (2010). Population models of temporal differentiation. Neural computation. 22 [PubMed]
Vainbrand D, Ginosar R. (2011). Scalable network-on-chip architecture for configurable neural networks Microprocessors and Microsystems.
Wang HS, Et AL, Zhu X, Peh LS. (2002). Orion: A power- performance simulator for interconnection networks Proc. the 35th Annual IEEE/ACM International Symposium on Microarchitecture.